

Digital Logic Design: a rigorous approach ©

Chapter 11: Foundations of combinational circuits

Guy Even Moti Medina

School of Electrical Engineering Tel-Aviv Univ.

April 26, 2020

Book Homepage:


<http://www.eng.tau.ac.il/~guy/Even-Medina>

Combinational Circuit

Different ways to represent and implement a Boolean function:

- **Truth tables** can be implemented by a ROM (e.g., lookup tables, FPGAs)
- **SOP Boolean formulas** can be implemented by PLA circuits.
- **Boolean formulas** can be implemented by rooted trees (corresponding to the parse tree of the formula) with gates in internal nodes.
- The general case: **combinational circuits** - topic of this chapter!

x	f(x)
0 0 0	0
0 0 1	1
0 1 0	1
0 1 1	0
...	...



- 1 An analog signal is a function $f : [0, \infty) \rightarrow \mathbb{R}$.
- 2 A digital signal is a function $d : [0, \infty) \rightarrow \{0, 1, \text{non-logical}\}$
- 3 A digital signal $d(t)$ is **logical** at time t if $d(t) \in \{0, 1\}$.
- 4 A digital signal $d(t)$ is **logically stable** during interval I if d restricted to I is a constant function (i.e., 0 or 1).

Digital Approach to Combinational Circuits

- interested only in value(output) when the inputs are logical.
- logical inputs imply logical outputs (eventually).
- but how long does it take for outputs to become logically stable?

Digital view of combinational circuits

Setting and notation:

- **Combinational gate** g


Inputs: x_1 and x_2

Output: y .

- We refer only to digital signals.
- A *terminal* means an input or an output.
- The digital signal at terminal z is denoted by $z(t)$.

Our goals are to:

- specify the functionality of combinational gate g by a Boolean function,
- define when a combinational gate g is **consistent**, and
- define the **propagation delay** of g .



Propagation delay

Definition

A combinational gate g is **consistent** with a Boolean function B at time t if the input values are logical at time t and

$$y(t) = B(x_1(t), x_2(t)).$$



Note that $y(t)$ must be also logical since $x_1(t), x_2(t) \in \{0, 1\}$ and B is a Boolean function.

We attach a Boolean function B to each combinational gate g , namely, B is the functionality of g .

Definition


The **propagation delay** of a combinational gate g is t_{pd} if the following holds. If the inputs are stable during the interval $[t_1, t_2]$, the gate is consistent with the function B during the interval

$[t_1 + t_{pd}, t_2]$.



Propagation delay - remarks

- What if $t_2 < t_1 + t_{pd}$? Periods of steady state must be longer than the propagation delays. Otherwise, the combinational gate may not reach consistency.
- t_{pd} is an upper bound on the amount of time that elapses till a combinational gate becomes consistent (provided that its inputs are stable). The actual time depends on:
 - $x(t)$ during the interval $(-\infty, t)$ (i.e., how fast does the input change?),
 - noise, and
 - manufacturing variance.
- pessimistic assumptions should not render a circuit incorrect (no error is introduced if actual propagation delay is shorter than t_{pd}).
- Timing analysis of circuits composed of many gates depends on the upper bounds we use; the tighter the bounds, the more accurate the timing analysis is.




Contamination delay

Definition

The **contamination delay** of a combinational device is a lower bound on the amount of time that the output of a consistent gate remains stable after its inputs stop being stable.

We usually make the most “pessimistic” assumption about the contamination delay: contamination delay is zero.

We do not rely on an output remaining stable after an input becomes instable.



propagation delay and contamination delay

The outputs become stable at most t_{pd} time units after the inputs become stable. The outputs remain stable at least t_{cont} time units after the inputs become instable.







Figure: The x-axis corresponds to time. The red segments signify that the signal is not guaranteed to be logical; the green segments signify that the signal is guaranteed to be stable.

Example

AND-gate with inputs $x_1(t)$ and $x_2(t)$ and an output $y(t)$. Suppose that the propagation delay of the gate is $t_{pd} = 2$ seconds. ($t_{cont} = 0$)

- the inputs equal 1 during the interval $[100, 109]$. When is the gate consistent?
- $x_1(t) = 1$ during the interval $(109, 115]$, $x_2(t) = \text{non-logical}$ during the interval $(109, 110)$, and $x_2(t) = 0$ during the interval $[110, 115]$. What can we say about $y(t)$?
- $x_2(t)$ remains stable during the interval $[110, 120]$, $x_1(t)$ becomes non-logical during the interval $(115, 116)$, and $x_1(t)$ equals 1 again during the interval $[116, 120]$. What can we say about $y(t)$?



$\text{AND}(0, \text{non} - \text{logical}) = 0?$

$\text{AND}(0, X) \stackrel{?}{=} 0$

Our formalism does not imply that $\text{AND}(0, \text{non} - \text{logical}) = 0$. Such an assumption depends on the technology used for implementing the AND -gate. For example, in a CMOS NAND -gate, one can determine that the output is zero if one of the outputs is one (even if the other input is non-logical). Another drawback of assuming that $\text{AND}(0, \text{non} - \text{logical}) = 0$ is that such an assumption complicates timing analysis (the propagation delay will depend on the analog values of the signals). In particular, instead of analyzing timing in linear time, timing analysis (using such assumptions) becomes an NP-hard task (i.e., a task that is unlikely to be solvable in polynomial time).


The building blocks of combinational circuits:

- Combinational gates (e.g., inverter, OR-gate, NOR-gate, etc.)
- Wires and nets

- The basic gates that we consider are: inverter (NOT-gate), OR-gate, NOR-gate, AND-gate, NAND-gate, XOR-gate, NXOR-gate, multiplexer (MUX). All these gates have a single output.
- inputs and outputs of a gate are often referred to as *terminals*, *ports*, or even *pins*.
- **fan-in** of a gate g = number of input terminals of g (i.e., the number of bits in the domain of the Boolean function that specifies the functionality of g).
- basic gates have constant fan-in (2-3).
- fan-out \neq the number of output ports.

- $\{in(g)_i\}_{i=1}^n$ = the input ports of a gate g , where n = fan-in(g).
- $\{out(g)_i\}_{i=1}^k$ = the output ports of a gate g , where k = number of output ports of g .
-

$$terminals(g) \triangleq \{in(g)_i\}_{i=1}^n \cup \{out(g)_i\}_{i=1}^k.$$



Definition (input and output gates)

An *input gate* is a gate with zero inputs and a single output. An *output gate* is a gate with one input and zero outputs.



- Inputs from the “external world” are fed to a circuit via input gates.
- Outputs to the “external world” are fed by the circuit via output gates.
- an input gate is labeled (IN, x_i) , where x_i is the name of the signal along the wire that emanates from it.
- an output gate is labeled (OUT, y_i) , where y_i is the name of the signal along the wire that enters it.


Wires and nets

A wire is a connection between two terminals (e.g., an output of one gate and an input of another gate). In the zero-noise model, the signals at both ends of a wire are identical.

Very often we need to connect several terminals (i.e., inputs and outputs of gates) together. We could, of course, use any set of edges (i.e., wires) that connects these terminals together. Instead of specifying how the terminals are physically connected together, we use nets.

Definition

A **net** is a subset of terminals that are connected by wires. The **fan-out** of a net N is the number of input terminals that are contained in N .



net with 3 terminals

Example

We may draw a net in any way that we find convenient or aesthetic. The interpretation of the drawing is that terminals that are connected by lines or curves constitute a net.





Figure: Three equivalent nets.

How do we define the digital signal $N(t)$ for the whole net?

- Many terminals, perhaps far away, why should they “agree”?
- We solve this problem by defining $N(t)$ as logical only if there is a consensus among all the digital interpretations of the analog signals at all the terminals of the net.
- If there is no consensus, then $N(t)$ is non-logical.
- The easiest way to achieve consensus in a net: single output terminal (all other terminals in the net are input terminals).




Direction in nets

We say that a net N feeds an input terminal t if the input terminal t is in N .

We say that a net N is fed by an output terminal t if t is in N .

Direction of signals along nets is obtained in “pure” CMOS gates as follows. Output terminals are connected (via low resistance) to the ground or to the power (but not both!). Input terminals, on the other hand, are connected only to capacitors.



direction : causality (out determines value of in)


Definition

A net N is **simple** if (i) N is fed by exactly one output terminal, and (ii) N feeds at least one input terminal.

Consider a simple net $N = \{t, t_1, t_2, \dots, t_k\}$, where:

- t is an output terminal
- each t_i is an input terminal.

The simple net N can be modeled by a “star” of edges (or wires):



take home message

Simple nets make life simpler...

Let Γ denote a library of combinational gates that contains standard combinational gates such as an inverter, OR-gate, AND-gate, et cetera.

The library Γ contains a sub-library IO that contains two special types of gates: input-gates (IN, x_i) and output-gates (OUT, y_j).

$$\Gamma = \{ \text{OR, AND, NOR, NAND, XOR, NXOR, MUX, input gates, output gates} \}$$

How to describe a circuit?

Suppose we want to design a circuit that contains two AND gates, three inputs, x_1, x_2, x_3 , and two outputs y_1, y_2 , where $y_1 = \text{AND}(x_1, x_2)$ and $y_2 = \text{AND}(x_2, x_3)$. One way to describe the circuit is to draw a schematic. We would like to describe the circuit formally (a schematic is perhaps easy to “read”, but hard to argue about).





Figure: A combinational circuit.

How to describe a circuit? vertex assignment




Circuit has 7 gates, so define a set $V \triangleq \{v_i\}_{i=1}^7$ of vertices. Now, we need to assign a gate type to each vertex. This assignment is specified by a function $\pi : V \rightarrow \Gamma$.

$$\pi(v_1) = (IN, x_1), \pi(v_2) = (IN, x_2), \pi(v_3) = (IN, x_3),$$

$$\pi(v_4) = \pi(v_5) = \text{AND},$$

$$\pi(v_6) = (OUT, y_1), \pi(v_7) = (OUT, y_2).$$

How to describe a circuit? terminals names



Every terminal in a circuit has a name (v, t) , where $v \in V$ and $t \in terminals(\pi(v))$.

Example

If $\pi(v) = \text{AND}$, then v has three terminals:
 $(v, in(\text{AND})_1), (v, in(\text{AND})_2), (v, out(\text{AND}))$.

No ambiguity between terminals of two occurrences of the same gate.

A netlist is a language for describing circuits.


Definition

A **netlist** is a tuple $H = (V, N, \pi)$, where

- 1 V is a set of nodes,
- 2 $\pi : V \rightarrow \Gamma$ assigns a gate type to each node, and
- 3 N is a partition of $\{(v, t) \mid v \in V, t \in \text{terminals}(\pi(v))\}$ to pairwise disjoint nets.

Important: every terminal appears in exactly one net.

A_1, \dots, A_k is a **partition** of B if
1) $B = A_1 \cup \dots \cup A_k$ & 2) $\forall i \neq j: A_i \cap A_j = \emptyset$





The set N of nets consists of the following nets.


$$\begin{aligned}
 & \{ (v_1, ((IN, x_1), out)), (v_4, in(AND)_1) \}, \\
 & \{ (v_2, ((IN, x_2), out)), (v_4, in(AND)_2), (v_5, in(AND)_1) \}, \\
 & \{ (v_3, ((IN, x_3), out)), (v_5, in(AND)_2) \}, \\
 & \{ (v_4, out(AND)), (v_6, ((OUT, y_1), in)) \}, \\
 & \{ (v_5, out(AND)), (v_7, ((OUT, y_2), in)) \}.
 \end{aligned}$$

Graph Representation of a Netlist with Simple Nets

- A netlist $H = (V, N, \pi)$ in which all nets are simple can be represented by a directed graph $DG(H) = (V, \tilde{N})$.
- For every net $\{t, t_1, \dots, t_k\}$ with an output terminal t and input terminals t_1, \dots, t_k . Let v denote the vertex of t , and v_i the vertex of t_i . Add the directed edges: (v, v_i) , where $i = 1, \dots, k$ to \tilde{N} .




Graph Representation of a Netlist with Simple Nets




Set $V = \{v_1, \dots, v_7\}$ and

$$\tilde{N} = \{(v_1, v_4), (v_2, v_4), (v_2, v_5), (v_3, v_5), (v_4, v_6), (v_5, v_7)\}.$$



Graph representation of a netlist

- $DG(H)$ may have directed edges of the form (v, v) ; such edges are called **self-loops**. Self-loops can be obtained by gates that their output is connected to their input.
- $DG(H)$ may have **parallel edges**.



Definition of Combinational Circuits.

Definition

A netlist $H = (V, N, \pi)$ is a **combinational circuit** if it satisfies the following conditions.


- 1 Every net in N is simple.
- 2 The directed graph $DG(H)$ is acyclic.

Question

Can you check if a netlist is a combinational circuit?

Gate Symbols

Instead of writing the label $\pi(v)$ in the vertex v , one sometimes depicts the vertex by a symbol that represents $\pi(v)$.



* no need to memorize symbols

Example : Half Adder

The combinational circuit $C = (G, \pi)$ is called a **Half-Adder**.




Figure: A Half-Adder combinational circuit and its matching DAG.

The set of the combinational gates in this example is $\Gamma = \{\text{AND}, \text{XOR}\}$. The labeling function $\pi : V \rightarrow \Gamma \cup IO$ is as follows.

$$\pi(1) = (\text{IN}, a),$$

$$\pi(2) = (\text{IN}, b),$$

$$\pi(3) = \text{AND},$$

$$\pi(4) = \text{XOR},$$

$$\pi(5) = (\text{OUT}, c_{out}),$$

$$\pi(6) = (\text{OUT}, s).$$

Bad Circuits

Can you explain why these are not valid combinational circuits?





Figure: Two examples of non-combinational circuits.

Important properties of combinational circuits

Completeness: For every Boolean function B , there exists a combinational circuit that implements B .

Soundness: Every combinational circuit implements a Boolean function.

Simulation: Given the digital values of the inputs of a combinational circuit, one can simulate the circuit efficiently (the running time is linear in the size of the circuit). Namely, one can compute the digital values of the outputs of the circuit that are output by the circuit once the circuit becomes consistent.



Delay analysis: Given the propagation delays of all the gates in a combinational circuit, one can compute in linear time an upper bound on the propagation delay of the circuit.


- algorithm for simulation and delay analysis.
- algorithm implies soundness.
- prove completeness by implementing Boolean formulas.

Assumptions

To simplify matters, assume that every combinational gate:

- has a single output terminal
- has at most two input terminals (fan-in ≤ 2)
- implements a commutative Boolean function.

Reason: port information of each wire can be easily deduced...



$$v_1 \rightarrow v_3$$

$$v_2 \rightarrow v_3$$



OR is comm.

\Rightarrow specific input terminals
of v_3 not important



Consider a combinational circuit $C = (G, \pi)$.

- We identify a vertex v with its output terminal, and denote the digital signal at the output terminal of v simply by $v(t)$.
- For an output-gate v , we denote the digital signal at the input terminal of v also by $v(t)$.
- We assume that C has k input gates named them x_1, \dots, x_k .
- To simplify notation, we use $\vec{x}(t)$ to denote the vector $x_1(t), \dots, x_k(t)$.



Simulation theorem of combinational circuits

Theorem

Assume that the digital signals $\{x_i(t)\}_{i=1}^k$ are stable during the interval $[t_1, t_2]$. Then, for every vertex $v \in V$ there exist:

- 1 a Boolean function $f_v : \{0, 1\}^k \rightarrow \{0, 1\}$, and
- 2 a propagation delay $t_{pd}(v)$

such that $v(t) = f_v(\vec{x}(t))$, for every $t \in [t_1 + t_{pd}(v), t_2]$.

Note that $t_{pd}(v) \neq t_{pd}(\pi(v))$. The propagation delay $t_{pd}(\pi(v))$ refers to the delay of a single gate of type $\pi(v)$. This delay is measured with respect to the input of the gate. On the other hand, the propagation delay $t_{pd}(v)$ refers to the delay of the output of v with respect to the input gates of the circuit C .



$t_{pd}(g)$
vs.
 $t_{pd}(v)$

Simulation algorithm:

- Similar to EVAL algorithm.
- Sorts vertices in topological order.
- Given \vec{x} evaluates value of every output terminal (and therefore, wire).
- Computes accumulated delay along longest paths.


Algorithm 1 $SIM(C, \vec{x})$ - An algorithm for simulating the combinational circuit $C = (G, \pi)$ with respect an input vector \vec{x} .

- $(v_1, v_2, \dots, v_n) \leftarrow TS(G)$ {topological sorting of G }
 - For $i = 1$ to n do
 switch $deg_{in}(v_i)$
 - case $deg_{in}(v_i) = 0$: $\{\pi(v_i) = (IN, x_j)\}$
 - Set $f_{v_i}(\vec{x}) \triangleq x_j$ and $t_{pd}(v_i) \triangleq 0$.
-




Algorithm 2 $\text{SIM}(C, \vec{x})$ - An algorithm for simulating the combinational circuit $C = (G, \pi)$ with respect an input vector \vec{x} .

- $(v_1, v_2, \dots, v_n) \leftarrow TS(G)$ {topological sorting of G }
- For $i = 1$ to n do
 switch $\text{deg}_{in}(v_i)$
 - case $\text{deg}_{in}(v_i) = 1$:
If $\{\pi(v_i) = \text{NOT}\}$, then
 - Let $v_j \rightarrow v_i$ denote the arc that enters v_i .
 - Set $f_{v_i}(\vec{x}) = \text{NOT}(f_{v_j}(\vec{x}))$ and
 $t_{pd}(v_i) = t_{pd}(v_j) + t_{pd}(\text{NOT})$.
 - If $\{\pi(v_i) = (\text{OUT}, y)\}$, then
 - Let $v_j \rightarrow v_i$ denote the arc that enters v_i .
 - Set $f_{v_i}(\vec{x}) = f_{v_j}(\vec{x})$ and $t_{pd}(v_i) = t_{pd}(v_j)$.



Algorithm 3 $SIM(C, \vec{x})$ - An algorithm for simulating the combinational circuit $C = (G, \pi)$ with respect an input vector \vec{x} .

- $(v_1, v_2, \dots, v_n) \leftarrow TS(G)$ {topological sorting of G }
- For $i = 1$ to n do
 switch $deg_{in}(v_i)$
 case $deg_{in}(v_i) = 2$:
 - Let $v_j \rightarrow v_i$ and $v_k \rightarrow v_i$ denote the arcs that enter v_i .
 - Set $f_{v_i}(\vec{x}) = B_{\pi(v_i)}(f_{v_j}(\vec{x}), f_{v_k}(\vec{x}))$, and
 $t_{pd}(v_i) = \max\{t_{pd}(v_j), t_{pd}(v_k)\} + t_{pd}(\pi(v_i))$.



$$\forall i \in [1..n] \forall \vec{x} \in \{0, 1\}^k \forall t \in [t_1 + t_{pd}(v_i), t_2] : v_i(t) = f_{v_i}(\vec{x}).$$

The proof is by complete induction on i , the index of a vertex after topological sorting takes place.

induction basis: v_1 is a source, and hence $\pi(v_1) = (\text{IN}, x_j)$.

induction step: three cases...


proof of SM alg:


- 1) assume inputs appear first in topo. sort.
- 2) apply complete induction on n

basis: for inputs is easy. $\boxed{x_i} \xrightarrow{x_i(t)}$

hyp: $\forall j < i \quad \forall \vec{x} \quad \forall t \in [t_1 + t_{pd}(v_j), t_2]$
 $v_j(t) = f_{v_j}(\vec{x})$

step i:





topo. sort. $\Rightarrow j, k < i$

ind. hyp. : $v_j(t) = f_{v_j}(\vec{x}) \quad \forall t \in [t_1 + t_{pd}(v_j), t_2]$

$v_k(t) = f_{v_k}(\vec{x}) \quad \forall t \in [t_1 + t_{pd}(v_k), t_2]$

$v_i(t) = \text{AND}(v_j(t), v_k(t)) \quad \forall t \in [t_1 + t_{pd}(v_i), t_2]$

where : $t_{pd}(v_i) = \max\{t_{pd}(v_j), t_{pd}(v_k)\} + t_{pd}(\text{AND})$

$= \text{AND}(f_{v_j}(\vec{x}), f_{v_k}(\vec{x}))$



Multiple topological orderings?!

Recall that a DAG may have more than one topological ordering.

Lemma

The output of $SIM(C, \vec{x})$ does not depend on the topological ordering computed by $TS(G)$.

(u_1, \dots, u_n)
 (v_1, \dots, v_n) } two topo. orderings

Is SIM influenced by choice of $TS(G)$?

NO!

(u_1, \dots, u_n)
 (v_1, \dots, v_n) } topo. ord. of G .

suppose $u_i = v_j$ want to prove that

$f_{u_i} = f_{v_j}$ & $\text{tpd}(u_i) = \text{tpd}(v_j)$.

How? by ^{comp.} v ind on i .

basis: u_1 is an input.

hyp: $\forall j < i$: counterpart v_k of u_j
has same func & tpd.

Step



easy




exercise



easy





* $j, k < i$ (why?)

* let $v_r = u_j$ & $v_s = u_k$

* ind. hyp: $f_{v_r} = f_{u_j}$ $t_{pd}(v_r) = t_{pd}(u_j)$
 $f_{v_s} = f_{u_k}$ $t_{pd}(v_s) = t_{pd}(u_k)$

$$f_{v_t} = \text{AND}(f_{v_r}, f_{v_s})$$

$$= \text{AND}(f_{u_j}, f_{u_k}) = f_{u_i}$$

$$t_{pd}(v_t) = \max\{t_{pd}(v_r), t_{pd}(v_s)\} + t_{pd}(\text{AND})$$

$$= \max\{t_{pd}(u_j), t_{pd}(u_k)\} + t_{pd}(\text{AND})$$

$$= t_{pd}(u_i)$$



- The simulation Theorem enables us to regard a combinational circuit as a “macro-gate”.
- This macro-gate computes a Boolean function $B : \{0, 1\}^k \rightarrow \{0, 1\}^\ell$, where k denotes the number of input gates and ℓ denotes the number of output gates.
- All instances of the same combinational circuit implement the same Boolean function and have the same propagation delay.

Corollary (Soundness)

Every combinational circuit implements a Boolean function.

- Simulation algorithm generalizes EVAL from trees to DAGs.
- The computation of the propagation delays is, in fact, a computation of longest paths in DAGs with non-unit delays $\delta : V \rightarrow \mathbb{R}^{\geq 0}$.


Algorithm 4 weighted-longest-path-lengths(V, E, δ) - An algorithm for computing the longest delays of paths in a DAG. Returns a delay function $d(v)$.

- 1 topological sort: $(v_0, \dots, v_{n-1}) \leftarrow TS(V, E)$.
- 2 For $j = 0$ to $(n - 1)$ do
 - 1 If v_j is a source then $d(v_j) \leftarrow \delta(v_j)$.
 - 2 Else

$$d(v_j) = \delta(v_j) + \max \{ d(v_i) \mid i < j \text{ and } (v_i, v_j) \in E \}.$$

What about constant inputs?

- We do not rule out the usage of constants as inputs.
- In this case we add the possibility for input-gates labeled $(IN, 0)$ and $(IN, 1)$. Such an input gate feeds a constant to the circuit.
- Algorithm SIM needs to be modified to handle constant inputs. Namely, the case that v_i is a source has to be split to a constant input and a variable input.



- Want to prove that every Boolean function can be implemented by a combinational circuit.
- $\{\neg, \text{OR}, \text{AND}\}$ is a complete set of logical connectives.
- Given a Boolean function $B : \{0, 1\}^n \rightarrow \{0, 1\}$, represent it by a Boolean formula φ .
- We need to show how to implement φ by a combinational circuit.

From formulas to circuits

Demonstrate by example (full proof in book).




Figure: (a) the parse tree of φ , (G, π) , (b) merge sources labeled by same variable, (c) combinational circuit that implements φ .

- Take parse tree of φ .
- Merge sources labeled by the same variable.
- Theorem: tree becomes a DAG.
- label sources by input gates.
- Add root & label it by output gate.
- Voilà!

- Let $C = (G, \pi)$ denote a combinational circuit where $G = (V, E)$ is a directed graph and $\pi : V \rightarrow \Gamma \cup IO$ is a labeling.
- Let $c : \Gamma \cup IO \rightarrow \mathbb{R}^{\geq 0}$ denote a cost function. Usually, input-gates and output-gates have zero cost.

Definition

The cost of C is defined by

$$c(C) \triangleq \sum_{v \in V} c(\pi(v)).$$

Propagation delay

The propagation delays $t_{pd}(v)$ are computed by Algorithm $SIM(C, \vec{x})$.

Definition

The propagation delay of C is defined by

$$t_{pd}(C) \triangleq \max_{v \in V} t_{pd}(v).$$

We often refer to the propagation delay of a combinational circuit as its **depth** or simply its **delay**.

Definition

The propagation delay of a path p in G is defined as

$$t_{pd}(p) \triangleq \sum_{v \in p} t_{pd}(\pi(v)).$$

Algorithm SIM(C, \vec{x})^{also} computes the largest delay of a path in G .

Claim

$$t_{pd}(C) = \max \{ t_{pd}(p) \mid p \text{ is a path in } G \}$$

Definition

Let $G = (G, \pi)$ denote a combinational circuit. A path p in G is **critical** if $t_{pd}(p) = t_{pd}(C)$.

We focus on critical paths that are maximal (i.e., cannot be further augmented). This means that maximal critical paths begin in an input-gate and end in an output-gate.

- **semantics** - the function that a circuit implements (**functionality, behavior**).

In a circuit that is not combinational, the output may depend on the “history”, so semantics cannot be described simply by a Boolean function.

- **syntax** - a formal set of rules that govern how “grammatically correct” circuits are constructed from smaller circuits (just as sentences are built by combining words).
 - the functionality (or gate-type) of each gate is not important.
 - rules for connecting gates together must be followed.
 - syntax does not guarantee that the resulting circuit is useful.
 - syntax is a restriction that brings many benefits: well defined functionality, simple simulation, and simple timing analysis.

In this chapter we defined **design rules** for building combinational circuits. These design rules define syntactically correct circuits. Our main result is that syntactically correct circuits, called combinational circuits, can implement any Boolean function.

We are now left with the following design task: Given a Boolean function B , design a combinational circuit C that implements B such that the delay and cost of C is as small as possible.

- Combinational circuits: formal definition.
- Bottom-up approach: basic building blocks: gates and wires. Each gate has a simple specification: functionality and t_{pd} .
- Syntactic definition of combinational circuits: only depends on the topology of the circuit, namely, how the terminals of the gates are connected.
One can check in linear time whether a given circuit is indeed a combinational circuit.
- Easy simulation: one can compute in linear time the digital signals of every wire in the circuit. Moreover, one can also compute in linear time the propagation delay of every wire.
- Two quality measures: cost and propagation delay. The cost of a combinational circuit is the sum of the costs of the gates in the circuit. The propagation delay of a combinational is the maximum delay of a path in the circuit.